



GX8002 Datasheet

Ultra-low-power voice processor

NationalChip, 2020 All Right Reserved.

<http://www.nationalchip.com>

Document Revision History:

Version	Date	Change Log	Author
V0.1	2019.12.10	Initial version	Yun Ling
V1.0	2020.02.08	Added Pin Mux.	Shu Chen
V1.1	2020.02.12	Added Audio Interface.	Shu Chen
V1.2	2020.02.17	Fixed Functional Overview and Pin Description.	Shu Chen
V1.3	2020.02.27	Adjusted format.	Jing Lin
V1.4	2020.03.16	Fixed I2S five wire mode, and added convection reflow profile.	Shu Chen
V1.5	2020.04.16	Fixed several pin description.	Jing Lin
V1.6	2020.5.9	Update some characteristics after chip testing, and fixed several description.	Yun Ling
V1.7	2020.5.11	Fixed chip block diagram	Yun Ling
V1.8	2020.07.03	Deleted the figure of convection reflow profile; Fixed electronic specification	Jing Lin
V1.9	2020.07.19	Del IO push up	Shu Chen
V1.10	2020.12.23	Add description about internal LDO for VDD_Core. And add reminder about UART0_RX & UART1_RX. Modify power supply condition.	Yun Ling
V1.11	2021.9.29	Add GX8002D, and add mark description	Yun Ling
V1.12	2022.8.30	Fixed Power on and Reset Parameter	Dong Wei
V1.13	2023.4.3	Add GX8002C information	Dong Wei
V1.14	2024.7.30	Adjust PowerOn Delay Parameter	Dong Wei
V1.15	2024.8.7	Add Description of the PWM module and Delete GX8002C information	Dong Wei



STATEMENT

No other announcement will be given if there is any information changed in this document. Therefore, please contact with NationalChip at any moment to make sure the product information is the up-to-date version. All the information in this document has been strictly audited, but NationalChip does not ensure its accuracy and answer for any after effect of its use.

NationalChip will also not respond to any tortious actions to patent, brand, copyright or other third party's right for the use of this document. This document does not include any patent or probation protocol. This document does not extend NationalChip's guarantee to its products in the normal distribution.

NationalChip reserves the right of changing the introduction of products or its specs at any time in this document, with no announcement.

Security Statement: NationalChip's products cannot be used as the main components of human-security instruments, equipment or systems; otherwise it will cause possible damages to people.

NationalChip reserves the right of changing relative data about installation and use of the hardware or software at any time in this document, with no announcement.

Application and Technical Information

For questions or comments pertaining to technical information, questions, and applications, please contact one of the following sales offices nearest you.

Sales Offices

Headquarters: (Hangzhou Headquarter in Zhejiang province, China)

Tel: +86-571-88156088-8858

South China: (Shenzhen Section in Guangdong province)

Tel: +86-755-86562061

Southwest China: (Chengdu Section in Sichuan province)

Tel: +86-28-85255298

Contents

1. Features	1
2. Chip Architecture	2
2.1. Block Diagram	2
3. Pin Description	3
3.1. Pin Map	3
3.2. Acronyms	3
3.3. Pin Multiplexing Functions	4
3.4. Power and Analog Pins	5
3.5. System Clock Pins	5
3.6. Multi-function Pins	5
4. Function Overview	10
4.1. CPU Architecture	10
4.2. Memory	10
4.3. Clock	10
4.4. NPU	10
4.5. System Peripheral	11
4.6. Power Management	12
4.7. Power on and Reset	13
4.8. Audio Interface	15
5. Applications	27
5.1. Smart Earphone	27
5.2. IoT Device Voice Controller	28
6. Electronic Specification	29
6.1. Recommended Operating Condition for 3.3V IO Application	29
6.2. Recommended Operating Condition for 1.8V IO Application	29
6.3. Recommended Operating Condition	30
6.4. Electrostatic Discharge	31
6.5. ADC&DAC characteristic	31
6.6. Power consumption	32
7. Package Information	33
7.1. Package Specification	33
7.2. Chip mark description	33



7.3. Taping & Reel Specification	34
7.4. Convection Reflow Profile	35
8. Ordering Information	36

Tables

Table 3- 1 GX8002A/B/D Pin mux	4
Table 4- 1 I2C address map	11
Table 4- 2 Configuration of clock flip registers	21
Table 4- 3 Mclk and TDM mode	21
Table 4- 4 Five-wire modes	24
Table 6- 1 Recommended operating conditions for 3.3V IO	29
Table 6- 2 Recommended operating conditions for 1.8V IO	29
Table 6- 3 Recommended operating conditions	30
Table 6- 4 Electrostatic discharge	31
Table 6- 5 ADC Characteristic	31
Table 6- 6 DAC Characteristic	31
Table 6- 7 Typical power consumption data	32
Table 7- 1 Convection reflow profile	35
Table 8- 1 GX8002 ordering information	36

Figures

Figure 2- 1 GX8002 chip block diagram	2
Figure 3- 1 GX8002 A/B/D pin map	3
Figure 4- 1 Chip power supply system	12
Figure 4- 2 Power on sequence when VDD_IO and VDD_core is different	14
Figure 4- 3 Power on sequence when VDD_IO and VDD_core connect together	14
Figure 4- 4 Audio I/O interface block diagram	15
Figure 4- 5 Differential AMIC input	15
Figure 4- 6 Single-ended AMIC input	16
Figure 4- 7 Single channel DMIC master mode	16
Figure 4- 8 single-channel DMIC slave mode	16
Figure 4- 9 2-channel DMIC master mode	17
Figure 4- 10 2-channel DMIC slave mode	17
Figure 4- 11 I2S IN master mode	18
Figure 4- 12 I2S IN slave mode	18
Figure 4- 13 I2S data format when bclk=64fs	18
Figure 4- 14 Left/right justified data format when bclk=64fs	19
Figure 4- 15 I2S data format when bclk=32fs	19
Figure 4- 16 Left/right justified data format when bclk=32fs	19
Figure 4- 17 Long Frame Sync TDM mode case 0	20
Figure 4- 18 Long Frame Sync TDM mode case 1	20
Figure 4- 19 Short Frame Sync TDM mode case 0	20
Figure 4- 20 Short Frame Sync TDM mode case 1	21
Figure 4- 21 Record PCM master mode	22
Figure 4- 22 Record PCM slave mode	23
Figure 4- 23 Five-wire master mode with I2S_in using master mode and I2S_out using slave mode	25
Figure 4- 24 Five-wire slave mode with I2S_in and I2S_out using slave mode and external ADC using master mode	25
Figure 4- 25 Five-wire slave mode with I2S_in and I2S_out using slave mode and external DAC using master mode	26
Figure 5- 1 Analog microphone connection	27
Figure 5- 2 Digital PDM microphone connection by master mode	27
Figure 5- 3 Digital PDM microphone connection by slave mode	27
Figure 5- 4 GX8002 IoT voice controller application	28
Figure 7- 1 QFN20 package specification	33

1. Features

GX8002 is a ultra-low-power voice recognition and processing chip. It integrates NationalChip's ultra-low-power NPU(Neural Process Unit), 32-bit RISC MCU, hardware VAD(Voice activation detection) and rich interfaces. It can recognize voice keywords or voiceprint in ultra-low power. And it has package with small foot print and is easy to use or combined with other host processors.

MCU:

- 32-bit low-power RISC CPU with I/D cache and FPU
- Maximum frequency 50MHz

NPU:

- NationalChip's ultra-low-power and high-efficient neural processor, gxNPU V200
- Supports popular models such as DNN / CNN / LSTM

VAD:

- Hardware voice activity detection, can detect human voice by spectrum information from ambient noises

Memory:

- Built-in SRAM, size 208KB
- SIP Nor Flash, size 256KB~1MB

Audio ADC:

- Low-power audio ADC with SNR 65dB and DR 65dB

- Programmable gain amplifier, supports 20~50dB gain with 1dB per step

Audio interfaces:

- Dual-channel PDM interface, supports master and slave mode
- One I2S input with TDM mode support
- Two I2S output interface, master/slave configurable
- Dual-channel Audio DAC output

Communication interfaces:

- Two UARTs
- I2C Master and Slave
- SPI Master /Slave configurable
- GPIOs

System control:

- Integrates POR(power on reset)
- Internal 32KHz, 24MHz OSC
- **NO Crystal, NO RC circuit**
- Supports external 32KHz crystal

Voltage supply:

- Supports 1.8v or 3.3v IO power
- Integrates LDO for core power
- Supports 0.9v ~ 3.6v core power input

Typical power consumption:

- VAD Standby: < 100uW
- Wake-up: < 1mW
- Average power: < 300uW

Note: power measured in 25 °C

Package Type:

- QFN20, 3mm x 3mm

2.Chip Architecture

2.1.Block Diagram




Figure 2-1 GX8002 chip block diagram

The GX8002 chipset can be divided into four parts: the first part is an Always On domain that consists of the voice input, VAD detection and system control modules, the second part is the MCU subsystem, the third part is the analog subsystem, and the last part is a SIP packaged Nor Flash with the size of 256KB to 1MB. MCU subsystem can be powered off to reduce power consumption. And in sleep mode, VAD, GPIO, RTC interrupts can be used to wake up the whole system.

3.Pin Description

3.1.Pin Map

The GX8002 is available in 20-pin QFN20(3mmx3mm) package with EPAD.




Figure 3- 1 GX8002 A/B/D pin map

3.2.Acronyms

DP => Digital Power

AP => Analog Power

I => Digital Input

O => Digital Output

IO => Digital Bi-directional

OD => Open Drive

AI => Analog Input

AO => Analog Output

3.3.Pin Multiplexing Functions

Table 3- 1 GX8002A/B/D Pin mux

Pin	Function00	Function01	Function02	Function03	Function04	Function05	Function06	Function07	Function08	Fuction09	Fuction10	Fuction11	Fuction12
01	I2C0_SDA	GPIO_03	PDM_CLK_IN	PDM_CLK_OUT									
02	I2C0_SCL	GPIO_04	PDM_DATA										
06	UART0_TX	GPIO_05	I2C1_SDA	PDM_CLK_IN	DAC_OUT_L	PDM_CLK_OUT							
07	UART0_RX	GPIO_06	I2C1_SCL	PDM_DATA	DAC_OUT_R	EXT_CLK_IN							
08	PDM_CLK_IN	GPIO_07	I2S_IN_MCLK_OUT	I2S_OUT_MCLK_O _{UT}	SPI_SCLK_M	SPI_SCLK_S	REC_MCLK_OUT	DAC_OUT_L	I2S_OUT_MCLK_IN	REC_MCLK_IN	I2S_IN_MCLK_IN	UART0_CTS	PDM_CLK_O _{UT}
09	PDM_DATA	GPIO_08	I2S_IN_LRCLK_OUT	I2S_OUT_LRCLK_O _{UT}	SPI_MOSI_M	SPI_MOSI_S	REC_LRCLK_OUT	DAC_OUT_R	I2S_OUT_LRCLK_IN	REC_LRCLK_IN	I2S_IN_LRCLK_IN	UART0 RTS	EXT_CLK_IN
10	I2C1_SDA	GPIO_09	I2S_IN_BCLK_O _{UT}	I2S_OUT_BCLK_O _{UT}	SPI_CS _n _M	SPI_CS _n _S	REC_BCLK_OUT	UART1_CTS	I2S_OUT_BCLK_IN	REC_BCLK_IN	I2S_IN_BCLK_IN		
11	I2C1_SCL	GPIO_10	I2S_IN_DATA_IN	I2S_OUT_DATA_O _{UT}	SPI_MISO_M	SPI_MISO_S	REC_DATA_OUT	UART1_RT	EXT_CLK_IN				
12	UART1_TX	GPIO_11	I2S_IN_MCLK_OUT	I2S_OUT_MCLK_O _{UT}	SPI_SCLK_M	SPI_SCLK_S	REC_MCLK_OUT	DAC_OUT_L	I2S_OUT_MCLK_IN	REC_MCLK_IN	I2S_IN_MCLK_IN		
13	UART1_RX	GPIO_12	I2S_IN_LRCLK_OUT	I2S_OUT_LRCLK_O _{UT}	SPI_MOSI_M	SPI_MOSI_S	REC_LRCLK_OUT	DAC_OUT_R	I2S_OUT_LRCLK_IN	REC_LRCLK_IN	I2S_IN_LRCLK_IN		
18	JTAG_TMS	GPIO_00	I2S_IN_BCLK_O _{UT}	I2S_OUT_BCLK_O _{UT}	SPI_CS _n _M	SPI_CS _n _S	REC_BCLK_OUT	PDM_DATA	I2S_OUT_BCLK_IN	REC_BCLK_IN	I2S_IN_BCLK_IN		
19	JTAG_CK	GPIO_01	I2S_IN_DATA_IN	I2S_OUT_DATA_O _{UT}	SPI_MISO_M	SPI_MISO_S	REC_DATA_OUT	PDM_CLK_IN	EXT_CLK_IN	PDM_CLK_OUT			
20	GPIO_02	EXT_CLK_IN											

Note: Any GPIO pin of the GX8002 can be configured as **PWM output mode**, the **maximum number** of configurable channels is **2**.

3.4.Power and Analog Pins

Table 3-2 Power and analog pins

Pin Number	Pin Name	Type	Description
5	VDD_IO	DP	Digital IO power, can be 1.8v/3.3v
14	VDD_CORE	DP	Digital and ADC core power, can be 0.9v~3.3v
15	AVDD_CAP	AP	Connect to capacitor for analog power
16	ADC_P	AI	Audio ADC input, P port
17	ADC_N	AI	Audio ADC input, N port

3.5.System Clock Pins

Table 3-3 Multi-function pins

Pin Number	Pin Name	Type	Description
3	XIN	I	32KHz crystal input
4	XOUT	O	32KHz crystal output

3.6.Multi-function Pins

Table 3-4 Multi-function pins

PIN Number	PIN Name	I/O (Default)	PULL	Function Number	Function Name	Type	Description
1	I2C0_SDA	I	UP	0	I2C0_SDA	IO(OD)	Data of I2C0 (Slave)
				1	GPIO_03	IO	General-purpose I/O
				2	PDM_CLK_IN	I	Clk of audio in pdm interface(slave)
				3	PDM_CLK_OUT	O	Clk of audio in pdm interface(Master)
2	I2C0_SCL	I	UP	0	I2C0_SCL	IO(OD)	Clk of I2C0 (Slave)
				1	GPIO_04	IO	General-purpose I/O
				2	PDM_DATA	I	Data of audio in pdm interface
6	UART0_TX	O		0	UART0_TX	O	UART0 data transmit

PIN Number	PIN Name	I/O (Default)	PULL	Function Number	Function Name	Type	Description
				1	GPIO_05	IO	General-purpose I/O
				2	I2C1_SDA	IO(OD)	Data of I2C1 (Master)
				3	PDM_CLK_IN	I	Clk of audio in pdm interface(Slave)
				4	DAC_OUT_L	O	Audio DAC left channel output
				5	PDM_CLK_OUT	O	Clk of audio in pdm interface(Master)
7	UART0_RX	I		0	UART0_RX	I	UART1 data receive. Should be fixed value during power up, please add pull-up resister or connect to ground if not using.
				1	GPIO_06	IO	General-purpose I/O
				2	I2C1_SCL	IO(OD)	Clk of I2C1 (Master)
				3	PDM_DATA	I	Dat of audio in pdm interface
				4	DAC_OUT_R	O	Audio DAC right channel output
				5	EXT_CLK_IN	I	External system clock input
8	PDM_CLK_IN	I		0	PDM_CLK_IN	I	Clk of audio in pdm interface(Slave)
				1	GPIO_07	IO	General-purpose I/O
				2	I2S_IN_MCLK_OUT	O	MCLK of audio in i2s interface(Master)
				3	I2S_OUT_MCLK_OUT	O	MCLK of audio out i2s interface(Master)
				4	SPI_SCLK_M	O	SCK of SPI interface(Master)
				5	SPI_SCLK_S	I	SCK of SPI interface(Slave)
				6	REC_MCLK_OUT	O	Audio record PCM CLK out
				7	DAC_OUT_L	O	Audio DAC left channel output
				8	I2S_OUT_MCLK_IN	I	MCLK of audio out i2s interface(Slave)
				9	REC_MCLK_IN	I	Audio record PCM CLK in
				10	I2S_IN_MCLK_IN	I	MCLK of audio in i2s interface(Slave)
				11	UART0_CTS	I	CTS of UART0
				12	PDM_CLK_OUT	O	Clk of audio in pdm interface(Master)
9	PDM_DATA	I		0	PDM_DATA	I	Dat of audio in pdm interface
				1	GPIO_08	IO	General-purpose I/O

PIN Number	PIN Name	I/O (Default)	PULL	Function Number	Function Name	Type	Description
				2	I2S_IN_LRCLK_OUT	O	LRCLK of audio in i2s interface(Master)
				3	I2S_OUT_LRCLK_OUT	O	LRCLK of audio out i2s interface(Master)
				4	SPI_MOSI_M	IO	MOSI of SPI interface(Master)
				5	SPI_MOSI_S	I	MOSI of SPI interface(Slave)
				6	REC_LRCLK_OUT	O	Audio record PCM LRCLK out
				7	DAC_OUT_R	O	Audio DAC right channel output
				8	I2S_OUT_LRCLK_IN	I	LRCLK of audio out i2s interface(Slave)
				9	REC_LRCLK_IN	I	Audio record PCM LRCLK in
				10	I2S_IN_LRCLK_IN	I	LRCLK of audio in i2s interface(Slave)
				11	UART0 RTS	O(OD)	RTS of UART0
				12	EXT_CLK_IN	I	External system clock input
10	I2C1_SDA	I		0	I2C1_SDA	IO(OD)	Data of I2C1 (Master)
				1	GPIO_09	IO	General-purpose I/O
				2	I2S_IN_BCLK_OUT	O	BCLK of audio in i2s interface(Master)
				3	I2S_OUT_BCLK_OUT	O	BCLK of audio out i2s interface(Master)
				4	SPI_CSn_M	O	CSn of SPI interface(Master)
				5	SPI_CSn_S	I	CSn of SPI interface(Slave)
				6	REC_BCLK_OUT	O	Audio record PCM BCLK out
				7	UART1_CTS	I	CTS of UART1
				8	I2S_OUT_BCLK_IN	I	BCLK of audio out i2s interface(Slave)
				9	REC_BCLK_IN	I	Audio record PCM BCLK in
11	I2C1_SCL	I		0	I2C1_SCL	IO(OD)	Clk of I2C1 (Master)
				1	GPIO_10	IO	General-purpose I/O
				2	I2S_IN_DATA_IN	I	DATA of audio in I2S interface
				3	I2S_OUT_DATA_OUT	O	DATA of audio out I2S interface
				4	SPI_MISO_M	I	MISO of SPI interface(Master)

PIN Number	PIN Name	I/O (Default)	PULL	Function Number	Function Name	Type	Description
				5	SPI_MISO_S	IO	MISO of SPI interface(Slave)
				6	REC_DATA_OUT	O	Audio record PCM SDAT out
				7	UART1_RTS	O(OD)	RTS of UART1
				8	EXT_CLK_IN	I	External system clock input
12	UART1_TX	O		0	UART1_TX	O	UART1 data transmit
				1	GPIO_11	IO	General-purpose I/O
				2	I2S_IN_MCLK_OUT	O	MCLK of audio in i2s interface(Master)
				3	I2S_OUT_MCLK_OUT	O	MCLK of audio out i2s interface(Master)
				4	SPI_SCLK_M	O	SCK of SPI interface(Master)
				5	SPI_SCLK_S	I	SCK of SPI interface(Slave)
				6	REC_MCLK_OUT	O	Audio record PCM MCLK out
				7	DAC_OUT_L	O	Audio DAC left channel output
				8	I2S_OUT_MCLK_IN	I	MCLK of audio out i2s interface(Slave)
				9	REC_MCLK_IN	I	Audio record PCM MCLK in
				10	I2S_IN_MCLK_IN	I	MCLK of audio in i2s interface(Slave)
13	UART1_RX	I		0	UART1_RX	I	UART1 data receive. Should be fixed value during power up, please add pull-up resister or connect to ground if not using.
				1	GPIO_12	IO	General-purpose I/O
				2	I2S_IN_LRCLK_OUT	O	LRCLK of audio in i2s interface(Master)
				3	I2S_OUT_LRCLK_OUT	O	LRCLK of audio out i2s interface(Master)
				4	SPI_MOSI_M	IO	MOSI of SPI interface(Master)
				5	SPI_MOSI_S	I	MOSI of SPI interface(Slave)
				6	REC_LRCLK_OUT	O	Audio record PCM LRCLK out
				7	DAC_OUT_R	O	Audio DAC right channel output
				8	I2S_OUT_LRCLK_IN	I	LRCLK of audio out i2s interface(Slave)
				9	REC_LRCLK_IN	I	Audio record PCM LRCLK in
				10	I2S_IN_LRCLK_IN	I	LRCLK of audio in i2s

PIN Number	PIN Name	I/O (Default)	PULL	Function Number	Function Name	Type	Description
							interface(Slave)
18	JTAG_TMS	I		0	JTAG_TMS	IO	MCU Debug interface mode select
				1	GPIO[00]	IO	General-purpose I/O
				2	I2S_IN_BCLK_OUT	O	BCLK of audio in i2s interface(Master)
				3	I2S_OUT_BCLK_OUT	O	BCLK of audio out i2s interface(Master)
				4	SPI_CSn_M	O	CSn of SPI interface(Master)
				5	SPI_CSn_S	I	CSn of SPI interface(Slave)
				6	REC_BCLK_OUT	O	Audio record PCM BCLK out
				7	PDM_DATA	I	Data of audio in pdm interface
				8	I2S_OUT_BCLK_IN	I	BCLK of audio out i2s interface(Slave)
				9	REC_BCLK_IN	I	Audio record PCM BCLK in
				10	I2S_IN_BCLK_IN	I	BCLK of audio in i2s interface(Slave)
19	JTAG_CK	I		0	JTAG_CK	I	MCU Debug interface clock
				1	GPIO_01	IO	General-purpose I/O
				2	I2S_IN_DATA_IN	I	DATA of audio in I2S interface
				3	I2S_OUT_DATA_OUT	O	DATA of audio out I2S interface
				4	SPI_MISO_M	I	MISO of SPI interface(Master)
				5	SPI_MISO_S	IO	MISO of SPI interface(Slave)
				6	REC_DATA_OUT	O	Audio record PCM SDAT out
				7	PDM_CLK_IN	I	Clk of audio in pdm interface(Slave)
				8	EXT_CLK_IN	I	External system clock input
				9	PDM_CLK_OUT	O	Clk of audio in pdm interface(Master)
20	GPIO_02	I		0	GPIO_02	IO	General-purpose I/O Select I2C address 0x35 or 0x36 through GPIO_02 pull down during boot period, default 0x35
				1	EXT_CLK_IN	I	External system clock input

4.Function Overview

4.1.CPU Architecture

- 32-bit RISC MCU CK804, frequency up to 50MHz
- Instruction cache 4KB, data cache 8KB
- Supports DSP and FPU acceleration unit
- 32 interrupt sources in total
 - Each interrupt source can be independently enabled
 - Unmasked interrupts can wake up the chip in sleep mode

4.2.Memory

- Integrates 208KB SRAM
- Internally encapsulates 256KB / 512KB / 1MB SPI NOR Flash in SIP style
 - Supports standard, dual or quad mode of SPI interface
 - Allow to execute code (XIP) directly from the flash
 - SPI clock frequency up to 50MHz

4.3.Clock

- On-chip 32KHz/24MHz oscillator circuit
- Support external 32.768KHz crystal input
- One phase-locked loops (PLL) with programmable multiplier up to 50MHz
- Functional-unit clock gating integrated to reduce power

4.4.NPU

- NationalChip's gxNPU V200, low-power optimized version of neural process unit
- Supports DNN/CNN/DS-CNN/LSTM/GRU and other popular models
- Supports 8-bit quantization, and weights compression

- Compiler supports direct conversion from Tensorflow

4.5.System Peripheral

- I2C

- System I2C Slave: can access system control register, share the ports with I2C0 ports, and work evenly in MCU sleep mode.
- I2C0 : I2C slave, can be used to program flash memory during booting period.
- I2C1 : General purpose I2C controller. Master /slave configurable,
- Chip address configuration: 3 I2C controller has different chip address, you can check the table below.

Table 4- 1 I2C address map

I2C_address	I2C0 PORTS		I2C1 PORTS
	System I2C	I2C0 Slave	I2C1 Slave
GPIO_02 Pull Down (during boot stage)	0x2F	0x35	0x35
GPIO_02 Pull Up (during boot stage)	0x2F	0x36	0x36
Work Status	0x2F	configurable	configurable

- DMA

- 2 channel DMA
- Supports 8/16/32/64-bit data width
- Supports memory-to-memory, memory-to-peripheral, and peripheral-to-memory data transfer types

- UART

- Integrates 2 UART controllers
- Full-duplex operation
- Supports speed up to 1.5 Mbps
- Supports modem flow control by software or hardware

- SPI Interface
 - Master/slave configurable
 - Polarity and phase of Chip Select and SPI Clock are configurable

- Timer
 - Consists of four 32-bit up-counters

- WDT
 - Programmable and hard coded reset pulse length.
 - An interrupt is generated first, and if the interrupt is not cleared by the service routine before the second timeout, a system reset is generated
 - 32-bit WDT counter

- RTC
 - Alarm function – generates an interrupt after a programmed number of cycles
 - Configurable option to include the prescaler counter.

4.6 Power Management




Figure 4- 1 Chip power supply system

- I/O voltage support 1.8v/3.3v
- Core voltage support 0.9v~3.3v
- Integrates two LDO for chip power supply.
- If the VDD_Core is below 1.1v, Please bypass internal LDO.
- **If the VDD_Core current is above 3mA, please bypass internal LDO use external power supply at range 0.9v~1.2v.**
- Supports DVFS for MCU
- Supports voltage adjustment
- Supports sleep/wake modes. The MCU subsystem can enter into sleep mode and turn the internal power off to reduce power. When voice is detected by VAD or a interrupt is generated by RTC/GPIO, the MCU subsystem can wake up to normal mode.

4.7 Power on and Reset

- System can power on from Flash, I2C and UART.
- **During power on or reset the signals of pin UART0_RX and UART1_RX should be fixed value, if you are not using please connect to ground or add pull-up resistors.**
- Integrates POR(power on reset) module, the power on sequence should meet the following condition:




Figure 4-2 Power on sequence when VDD_IO and VDD_core is different




Figure 4-3 Power on sequence when VDD_IO and VDD_core connect together

parameter	Description	MIN	MAX	Unit
tr_IO	IO power rise up time	0.02	2	ms
t_Delay	Core power rise up delay time compare with IO power	3		ms
t_IO_Core	the internal flash LDO output	0.02	4	ms
t_POR	Time of POR signal generation after VDD_Core power up to active stage.	4	8	ms

4.8.Audio Interface

4.8.1.Overview

The audio input interfaces of GX8002 include Audio_ADC (built-in), PDM(DMIC interface), I2S, and the audio output interface including two sets of I2S and PWM outs.




Figure 4- 4 Audio I/O interface block diagram

4.8.2.Audio Input Interface

•Analog Mic Input

- Integrates 16-bit 1-channel Audio ADC
- Sample rate: 16KHz
- SNR: 65dB




Figure 4- 5 Differential AMIC input




Figure 4-6 Single-ended AMIC input

•DMIC

- Digital microphone(DMIC) supports 1 or 2 channels
- PDM clk supports master or slave mode.
- The chip output PDM clk(master mode) is fixed at 1.024MHz, and the external input PDM clk(slave mode) can support 1.024MHz or 2.048MHz.




Figure 4-7 Single channel DMIC master mode




Figure 4-8 single-channel DMIC slave mode




Figure 4- 9 2-channel DMIC master mode




Figure 4- 10 2-channel DMIC slave mode

•I2S IN

- I2S IN supports master or slave mode. The chip output mclk(master mode) is fixed at 12.288MHz, and the external input mclk(slave mode) can support 12.288MHz or 24.576MHz.
- Sample frequency(hereinafter referred to as fs) supports 48KHz、16KHz、8KHz.
- Bclk supports 32fs、64fs、128fs、256fs, and the latter two are used in TDM mode.
- Valid pcm data width supports 16 bit、20 bit、24 bit.
- Data format supports I2S standard mode(including I2S、left justified、right justified) or TDM custom mode(including 64TDM、128TDM、256TDM).
- Recording and processing support up to 2 channels.




Figure 4- 11 I2S IN master mode




Figure 4- 12 I2S IN slave mode

Bclk supports 32fs、64fs in I2S standard mode(including I2S、left justified、right justified). According to the I2S standard, the data changes at the falling edge of the bclk, and collects data at the rising edge of the bclk.




Figure 4- 13 I2S data format when bclk=64fs




Figure 4- 14 Left/right justified data format when bclk=64fs




Figure 4- 15 I2S data format when bclk=32fs




Figure 4- 16 Left/right justified data format when bclk=32fs

Because TDM mode(including 64TDM、128TDM、256TDM) is not as standard as I2S standard mode, different manufacturers will have differences. For example, the data may change at the rising or falling edge of the bclk, such as using long frame synchronization mode or short frame synchronization mode. GX8002 supports two long frame synchronization modes and two short frame synchronization modes to meet the above compatibility. The bit width of slot supports 16bit、24 bit、32 bit. Each slot represents the data of one channel. The maximum number of slots is related to the clock of bclk and the bit width of slot.




Figure 4- 17 Long Frame Sync TDM mode case 0




Figure 4- 18 Long Frame Sync TDM mode case 1




Figure 4- 19 Short Frame Sync TDM mode case 0




Figure 4- 20 Short Frame Sync TDM mode case 1

Table 4- 2 Configuration of clock flip registers

Application mode	Bclk_o_inv_en	Lrclk_i_inv_en	Bclk_i_inv_en
TDM long frame case 0 master	set 0	set 0	set 0
TDM long frame case 1 master	set 1	set 0	set 1
TDM short frame case 0 master	set 0	set 0	set 0
TDM short frame case 1 master	set 1	set 0	set 1
TDM long frame case 0 slave	It's ok to set 0 or 1	set 0	set 0
TDM long frame case 1 slave	It's ok to set 0 or 1	set 0	set 1
TDM short frame case 0 slave	It's ok to set 0 or 1	set 0	set 0
TDM short frame case 1 slave	It's ok to set 0 or 1	set 0	set 1
I2S standard mode	set 0	set 0	set 0

Table 4- 3 Mclk and TDM mode

Mclk	fs	64TDM (satisfy bclk=64fs)	128TDM(satisfy bclk=128fs)	256TDM(satisfy bclk=256fs)
12.288MHz	16KHz	supported	supported	supported
	8KHz	supported	supported	supported
	48KHz	supported	supported	unsupported
24.576MHz	16KHz	supported	supported	supported
	8KHz	supported	supported	supported
	48KHz	supported	supported	supported

4.8.3.Audio Output Interface

- Record PCM OUT

- Record PCM out ports can output the audio data directly from the audio input channels not from the system SRAM.
- Record PCM output also use I2S signals and supports master or slave mode. The chip output mclk(master mode) is fixed at 12.288MHz, and the external input mclk(slave mode) can support 12.288MHz or 24.576MHz.
- Sample frequency(hereinafter referred to as fs) supports 48KHz、16KHz、8KHz.
- Bclk supports 32fs、64fs.
- Valid pcm data width supports 16bit、20 bit、24 bit.
- Data format supports I2S standard mode(including I2S、left justified、right justified).
- Independent selection of content sources of left and right channels, such as AMIC / DMIC0 / DMIC1/ I2SIN0/ I2SIN1 .




Figure 4-21 Record PCM master mode




Figure 4-22 Record PCM slave mode

•I2S OUT

- I2S out interface output audio data from the internal audio play module.
- I2S out supports master or slave mode. The mclk supports 128/256/512/1024fs.
- Fs supports 8KHz、11.025KHz、16KHz、22.05KHz、24KHz、32KHz、44.1KHz、48KHz.
- Bclk supports 32fs、64fs.
- Valid pcm data width supports 16 bit、20 bit、24 bit.
- Data format supports I2S standard mode(including I2S、left justified、right justified).
- Supports volume adjusting.

•Audio DAC(PWM OUT)

- Dual 16-bit DAC PWM output

4.8.4.I2S Five-wire Modes

Two sets of I2S can share MCLK, BCLK and LRCLK in five-wire mode.

- Five-wire modes summary**

Table 4- 4 Five-wire modes

Five-wire modes	GX8002			External Input	External Output
	I2S IN	I2S OUT	I2S REC OUT	(ADC for example)	(DAC for example)
Master Modes	Master	Slave		Slave	Slave
	Master		Slave	Slave	Slave
Master Modes	Slave	Master		Slave	Slave
		Master	Slave		Slave
		Slave	Master		Slave
Slave Modes	Slave	Slave		Master	Slave
	Slave	Slave		Slave	Master
	Slave		Slave	Master	Slave
	Slave		Slave	Slave	Master
		Slave	Slave		Master

•I2S IN & I2S OUT




Figure 4-23 Five-wire master mode with I2S_in using master mode and I2S_out using slave mode




Figure 4-24 Five-wire slave mode with I2S_in and I2S_out using slave mode and external ADC using master mode




Figure 4-25 Five-wire slave mode with I2S_in and I2S_out using slave mode and external DAC using master mode

4.8.5.Voice Active Detector

- Integrates hardware VAD(Voice Activity Detection)
- Detects human voice by voice spectrum features
- VAD can wake up system from sleep mode

5. Applications

5.1. Smart Earphone




Figure 5- 1 Analog microphone connection




Figure 5- 2 Digital PDM microphone connection by master mode




Figure 5- 3 Digital PDM microphone connection by slave mode

Key Features:

- Supports PDM and analog type microphone
- Supports voice wake-up, and short commands
- Integrates hardware VAD

5.2.IoT Device Voice Controller




Figure 5-4 GX8002 IoT voice controller application

Key Features:

- Supports PDM and analog type microphone
- Supports voice wake-up, and short commands
- Integrates hardware VAD

6.Electronic Specification

6.1.Recommended Operating Condition for 3.3V IO Application

Table 6- 1 Recommended operating conditions for 3.3V IO

Parameters	Min	Typ	Max	Units
IO Power Supply Voltage(VDD_IO)	2.97	3.3	3.6	V
IO Power Supply Current	10		1000	uA
Output High Level (VOH)	2.4			V
Output Low Level (VOL)			0.4	V
Input High Level (VIH)	2.0		VDD_IO +0.3V	V
Input Low Level (VIL)	-0.3		0.8	V
Input Leakage Current			±10	uA
Pull-up Resistor	27K	40K	65K	Ω

6.2.Recommended Operating Condition for 1.8V IO Application

Table 6- 2 Recommended operating conditions for 1.8V IO

Parameters	Min	Typ	Max	Units
IO Power Supply Voltage(VDD_IO)	1.62	1.8	1.98	V
IO Power Supply Current	8		1000	uA
Output High Level (VOH)	VDD_IO -0.45V			V
Output Low Level (VOL)			0.45	V

Parameters	Min	Typ	Max	Units
Input High Level (VIH)	0.65*VDD _{IO} +0.3V		VDD _{IO}	V
Input Low Level (VIL)	-0.3		0.35*VDD _{IO}	V
Input Leakage Current			±10	uA
Pull-up Resistor	53K	90K	167K	Ω

6.3.Recommended Operating Condition

Table 6- 3 Recommended operating conditions

	Condition	Min	Typ	Max	Units	Remark
VDD_Core Voltage (Bypass internal LDO)	I_core ¹ <= 1mA	0.9	1.2	1.25	V	
	1mA < I_core < 3mA	1.0	1.2	1.25	V	
	I_core >= 3mA	1.15	1.2	1.25	V	
VDD_Core Voltage (Use internal LDO)	I_core < 3mA	1.2	1.8	3.6	V	
	I_core >= 3mA	N/A	N/A	N/A	V	Should Bypass LDO ²
Storage Temperature		-40		120	°C	
Operating Ambient Temperature		-40		85	°C	
Junction Temperature		0		125	°C	

*Note:

1. I_core is the average working current of VDD_Core.
2. The chip has internal LDO for core power, but the LDO can only supply maximum 3000uA current, if the system power supply need more current please bypass the LDO by software register setting.

6.4.Electrostatic Discharge

Table 6- 4 Electrostatic discharge

Parameters	Min	Max	Units
Human Body Model (HBM)	-2	2	kV
Machine Model (MM) J ESD22-A115C	-200	200	V

6.5.ADC&DAC characteristic

Table 6- 5 ADC Characteristic

Parameters	Min	Typ	Max
Resolution	/	16bit	/
SNR @ 1khz, PGA=0dB	/	65dB	/
THD @1khz, PGA=0dB	/	-61.8dB	/

Table 6- 6 DAC Characteristic

Parameters	Min	Typical	Max
Resolution	/	16bit	/
SNR @1khz, external crystal	/	-80dB	/
THD @1khz, external crystal	/	0.01%	/

6.6.Power consumption

Table 6- 7 Typical power consumption data


Power supply cases	Supply powers	Standby Current Unit (uA)	Active Current Unit(uA)	Total Power Unit(uW)
Case 0	VDD_IO = 1.8v	7.0	24.5	Standby: 66.4 Active: 573.3
	VDD_Core = 0.9v	59.8	588	
Case 1	VDD_IO = 3.0v	8.8	24.9	Standby: 98.4 Active: 857.4
	VDD_Core = 1.2v	60.0	652.3	

Notes:

1. Standby mode: ADC is on, VAD module is working to detect the voice signal.
2. Active mode: ADC, VAD, Audio IN, MCU, NPU and SRAM modules are working to detect the keywords.
3. Power data measured in normal temperature and chip running NationalChip's public SDK and demo 110kB KWS model .

7.Package Information

7.1.Package Specification



(Note: Dimensions are in millimeters.)

Figure 7-1 QFN20 package specification

7.2.Chip mark description




Figure 7-2 Chip mark description(QFN20)


Description:

- Line 1: Chip name
- Line 2 : First 6 digit of production lot number
- Line 3 : Last several digit of production lot number
- PIN 1: Pin 1 start point mark

7.3. Taping & Reel Specification

1.Taping orientation


GX8002A/B/D: QFN20(3mmx3mm)



Symbol	Spec (mm)	Symbol	Spec (mm)
E	1.75±0.10	W	12.00±0.30
F	5.50±0.10	P	8.00±0.10
P2	2.00±0.05	A0	3.30±0.10
D	1.55±0.05	B0	3.30±0.10
D1	1.5MIN	K0	1.10±0.10
P0	4.00±0.10	t	0.30±0.05
10P0	40.00±0.20	θ	3° TYP

2. Carrier Tape & Reel specification for packages

GX8002A/B/D: QFN20(3mmx3mm)



Package type	Tape width (mm)	Pocket Pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length(mm)	Qty per Reel
GX8002A/B/D	12	8	13"	1120	240	3000

QFN20(3mmx3mm)

7.4. Convection Reflow Profile

The test results meet 3 reflow solderings, and the reflow temperature is 260 degrees. The details are as follows:

Table 7-1 Convection reflow profile

Profile Feature	Note	Pb-Free Assembly
Average ramp-up rate	T _{smax} to T _p	0.6~1.5°C/sec
Preheat	-Temperature Min(T _{smin})	150°C
	-Temperature Max(T _{smax})	200°C
	-Time(min to max)(t _s)	60-120sec
Time maintained above:	-Temperature(T _L)	217°C
	-Time(t _L)	60-150 sec
Peak Temperature(T _p)		260°C
Time within 5°C of actual Peak Temperature(t _p)		≥30sec
Ramp-down Rate		≤6°C/ sec
Time 25°C to Peak Temperature		≤8 min

8.Ordering Information

Table 8-1 GX8002 ordering information

Ordering Code	Embedded SPI Nor Flash	Package
GX8002A	256KB	QFN20
GX8002B	512KB	QFN20
GX8002D	1MB	QFN20



NationalChip

China Hangzhou HQ:

TEL: 0571-88156088

FAX: 0571-88156083

ADD: 5-6th Floor, Innovation Mansion East Software Park, 90# Wensan Road, Hangzhou,
P.R.China 310012

Shenzhen Section, in Guangdong province:

TEL: 0755-86562061

ADD: Skyworth Building, No. 008 High-tech Park South First Road, Yuehai Street, Nanshan
District, Shenzhen, Guangdong, P.R.China